KV3x: Kinetis^® KV3x-100–120 MHz, Advanced 3ph FOC / Sensorless Motor Control MCUs based on Arm^® Cortex^®-M4

Overview

The Kinetis^® KV3x family of MCUs delivers a high-performance solution for BLDC, PMSM and ACIM motor control applications.

Built upon the Arm^® Cortex^®-M4 core running at 100 or 120 MHz with DSP instruction set and floating point unit, the KV3 devices feature dual 16-bit analog-to-digital converters (ADCs) sampling at up to 1.2 mega samples per second (MSPS) in 12-bit mode, multiple motor control timers, 64 to 512 KB of flash memory and a comprehensive enablement suite from proprietary and third-party resources, including reference designs for ACIM, BLDC and PMSM motor control built on NXP^®'s. Embedded Software libraries and motor configuration tools.

MoreLess

Features

100/120 MHz Cortex-M4 core with DSP and floating point unit – improves performance in math-intensive applications (e.g., processing of sensorless FOC (field oriented control) algorithms)
2x 16-bit ADCs with two capture and hold circuits and up to 1.2 MSPS sample rate – simultaneous measurement of current and voltage phase, reduced jitter on input values improving system accuracy
Up to 2 x 8-channel and 2 x 2-channel programmable FlexTimers – high-accuracy PWM generation with integrated power factor correction or speed sensor decoder (incremental decoder/hall sensor)
Up to 2 x 12-bit DAC and 2 x ACPMs (analog comparators) – overcurrent and overvoltage fault detection, reduced BOM costs. ADC and ACMP interconnect with PWM and PDB (programmable delay) blocks for real-time hardware control
4- or 16-channel DMA – reduced CPU loading for improved application performance
Dual watchdogs – compliance with IEC 60730 safety regulation requirements
Broad family scalability with hardware and software compatibility – easy migration to more performance, memory and feature integration within the Kinetis^® V series

MoreLess

Features

100/120 MHz Cortex-M4 core with DSP and floating point unit – improves performance in math-intensive applications (e.g., processing of sensorless FOC (field oriented control) algorithms)
2x 16-bit ADCs with two capture and hold circuits and up to 1.2 MSPS sample rate – simultaneous measurement of current and voltage phase, reduced jitter on input values improving system accuracy
Up to 2 x 8-channel and 2 x 2-channel programmable FlexTimers – high-accuracy PWM generation with integrated power factor correction or speed sensor decoder (incremental decoder/hall sensor)
Up to 2 x 12-bit DAC and 2 x ACPMs (analog comparators) – overcurrent and overvoltage fault detection, reduced BOM costs. ADC and ACMP interconnect with PWM and PDB (programmable delay) blocks for real-time hardware control
4- or 16-channel DMA – reduced CPU loading for improved application performance
Dual watchdogs – compliance with IEC 60730 safety regulation requirements
Broad family scalability with hardware and software compatibility – easy migration to more performance, memory and feature integration within the Kinetis^® V series