7-Channel Power Management Integrated Circuit for High Performance Applications, Fit for ASIL B Safety Level

PF7100

Roll over image to zoom in

The PF71 is a power management integrated circuit (PMIC) designed for high performance i.MX 8 processors. It features five high efficiency buck converters and two linear regulators for powering the processor, memory and miscellaneous peripherals.

Built-in one-time programmable memory stores key startup configurations, drastically reducing external components typically used to set output voltage and sequence of external regulators. Regulator parameters are adjustable through high-speed I2C after startup, offering flexibility for different system states.

Block Diagram

PF7100 7-Channel PMIC

PF7100 7-Channel PMIC Block Diagram
Get diagram PDF

Features

System Features

  • Automotive and industrial grades available
  • Available with -40°C to 105°C or -40°C to 125°C operating ambient temperature (150°C Tj)
  • Five high-efficiency BUCK converters: Four bucks support multi-phase and DVS capability
  • Two linear regulators with load switch option
  • Watchdog timer/monitor
  • RTC supply
  • VTT termination for memory rails
  • 48-pin 7 x 7 mm QFN package
  • Monitoring circuit to fit ASIL B safety level
  • One-time programmable device configuration
  • 3.4 MHz I2C communication interface
  • i.MX 6, i.MX 8, i.MX8DX, i.MX8DXP, i.MX 8X, i.MX8XL and S32 MCU supported
  • Output current 10 A
  • One-time programmable (OTP) memory for flexible device configuration
  • High speed I2C interface and input control (3.4 MHz)
  • PGOOD monitoring circuits
  • External clock synchronization
  • Frequency spread spectrum

Monitoring Circuits to fit ASIL B Safety Level

  • Independent circuits to fit ASIL B safety level
  • Voltage monitoring with programmable fault protection
  • Advanced thermal monitoring and protection
  • External watchdog monitoring and programmable internal watchdog counter
  • I2C CRC and write protection mechanism
  • Analog built-in self-test (ABIST)

Programmability

  • Supplies, sequencing and specific functions can be programmed by OTP memory
  • During development phase, Customized OTP part can be programmed using the KITPF7100FRDMPGM board
  • Custom OTP can be provided for production. Please contact your NXP sales channel (NXP or your distributor)
  • Custom OTP can be created using the NXP GUI software tool
  • Standard Predefined OTP supporting popular MCUs or SoCs may be be found in data sheet “ordering information” chapter

Product Longevity Program

  • This product is included in the NXP Product Longevity program ensuring a stable supply of products for your embedded designs. Automotive target market derivatives are included in the 15-year program and industrial target market derivatives are included in the 10-year program.

Comparison Table

Part Number Target Market OTP ID NXP Processor System Comments Safety grade Package
MPF7100BMBA0ES Automotive Non-programmed i.MX 6, i.MX 8, S32 N/A ASIL B HVQFN48; dimple wettable flanks; 48 pins; 0.5 mm pitch; 7 mm x 7 mm x 0.85 mm body
MPF7100BVBA0ES Automotive Non-programmed i.MX 6, i.MX 8, S32 N/A ASIL B HVQFN48; dimple wettable flanks; 48 pins; 0.5 mm pitch; 7 mm x 7 mm x 0.85 mm body
MPF7100BMMA0ES Automotive Non-programmed i.MX 6, i.MX 8, S32 N/A QM HVQFN48; dimple wettable flanks; 48 pins; 0.5 mm pitch; 7 mm x 7 mm x 0.85 mm body
MPF7100BVMA0ES Automotive Industrial Non-programmed i.MX 6, i.MX 8, S32 N/A QM HVQFN48; dimple wettable flanks; 48 pins; 0.5 mm pitch; 7 mm x 7 mm x 0.85 mm body
MPF7100BVBA1ES Automotive BA1 i.MX8XL LPDDR4 Memory ASIL B HVQFN48; dimple wettable flanks; 48 pins; 0.5 mm pitch; 7 mm x 7 mm x 0.85 mm body
MPF7100BVMA1ES Automotive Industrial MA1 i.MX8XL LPDDR4 Memory QM HVQFN48; dimple wettable flanks; 48 pins; 0.5 mm pitch; 7 mm x 7 mm x 0.85 mm body
MPF7100BVBA2ES Automotive BA2 i.MX8XL DDR3L Memory ASIL B HVQFN48; dimple wettable flanks; 48 pins; 0.5 mm pitch; 7 mm x 7 mm x 0.85 mm body
MPF7100BVMA2ES Automotive Industrial MA2 i.MX8XL DDR3L Memory QM HVQFN48; dimple wettable flanks; 48 pins; 0.5 mm pitch; 7 mm x 7 mm x 0.85 mm body
MPF7100BVBA3ES Automotive BA3 i.MX8DXP, i.MX8DX LPDDR4 Memory ASIL B HVQFN48; dimple wettable flanks; 48 pins; 0.5 mm pitch; 7 mm x 7 mm x 0.85 mm body
MPF7100BVMA3ES Automotive Industrial MA3 i.MX8DXP, i.MX8DX LPDDR4 Memory QM HVQFN48; dimple wettable flanks; 48 pins; 0.5 mm pitch; 7 mm x 7 mm x 0.85 mm body
MPF7100BVBA4ES Automotive BA4 i.MX8DXP, i.MX8DX DDR3L Memory ASIL B HVQFN48; dimple wettable flanks; 48 pins; 0.5 mm pitch; 7 mm x 7 mm x 0.85 mm body
MPF7100BVMA4ES Automotive Industrial MA4 i.MX8DXP, i.MX8DX DDR3L Memory QM HVQFN48; dimple wettable flanks; 48 pins; 0.5 mm pitch; 7 mm x 7 mm x 0.85 mm body

Product Program

BYLink System Power Platform

This platform facilitates the design of safe power management systems thanks to a portfolio of configurable and linkable devices. It simplifies complex power supply subsystems into a single smart solution.

Documentation

Quick reference to our documentation types.

Filters

1-5 of 18 documents

Show All

Design Resources

Select a section:

Hardware

Filters

4 hardware offerings

Software

Filters

3 software files

Note: For better experience, software downloads are recommended on desktop.

Training

Filters

2 trainings