QorIQ® P1024/15 Single- and Dual-Core Communications Processors

  • Not Recommended for New Designs
  • This page contains information on a product that is not recommended for new designs.

Product Details

Select a section:

Block Diagram

Freescale QorIQ P1024/15 Communication Processor Block Diagram

QorIQ<sup>&#174;</sup> P1024/15 Communication Processor Block Diagram

Features

Core Complex

  • Dual (P1024) or single (P1015) high-performance Power Architecture® e500 cores, 32 KB L1 cache, up to 667 MHz
  • 256 KB L2 cache with ECC, also configurable as SRAM and stashing memory

Networking Elements

  • Three 10/100/1000 Mbps enhanced triple speed Ethernet controllers (eTSEC)
  • Two SGMII interfaces
  • Support for IEEE® 1588

Accelerators and Memory Control

  • DDR3 32-bit memory controller with ECC support
  • Integrated security engine
    • Protocol support includes SNOW, ARC4, 3DES, AES, RSA/ECC, RNG, single-pass SSL/TLS, Kasumi
    • XOR acceleration

Basic Peripherals and Interconnect

  • Four lane SERDES up to 3.125 GHz multiplexed across controllers
  • Two PCI Express® Gen1.0 interface controllers
  • Two USB2.0 controllers
  • Enhanced Local Bus Controller (eLBC)
  • TDM
  • eSDHC
  • Dual I²C, DUART, PIC, DMA, GPIO

Additional Features

Part numbers include: P1015NSE5DFB, P1015NSE5FFB, P1015NSN5BFB, P1015NSN5DFB, P1015NSN5FFB, P1015NXE5DFB, P1015NXN5DFB, P1015NXN5FFB, P1024NSE5DFB, P1024NSN5DFB, P1024NXE5BFB, P1024NXE5DFB, P1024NXN5DFB.

Documentation

Quick reference to our documentation types.

1-5 of 39 documents

Show All

Design Resources

Select a section:

Software

3 software files

Note: For better experience, software downloads are recommended on desktop.

Training

1 trainings

Support

What do you need help with?